Abstract-Ge is a candidate for replacing Si, especially for pMOSFETs, because of its high hole mobility. For Si-pMOSFETs, negative-bias temperature instabilities (NBTI) limit their lifetime. There is little information available for the NBTI of Ge-pMOSFETs with Ge/GeO 2 /Al 2 O 3 stack. The objective of this paper is to provide this information and compare the NBTI of Ge-and Si-pMOSFETs. New findings include: 1) the time exponent varies with stress biases/field when measured by either the conventional slow dc or pulse I-V technique, making the conventional V g -accelerated method for predicting the lifetime of Si-pMOSFETs inapplicable to Ge-pMOSFETs used in this paper; 2) the NBTI is dominated by positive charges (PCs) in dielectric, rather than generated interface states; 3) the PC in Ge/GeO 2 /Al 2 O 3 can be fully annealed at 150°C; and 4) the defect losses reported for Si sample were not observed. For the first time, we report that the PCs in oxides on Ge and Si behave differently, and to explain the difference, an energy-switching model is proposed for hole traps in Ge-MOSEFTs: their energy levels have a spread below the edge of valence band, i.e., E v , when neutral, lift well above E v after charging, and return below E v following neutralization.
operation speed since 1960s, but it is approaching its end since the device is running out of atoms, and its leakage and variability is becoming intolerable [1] [2] [3] [4] [5] [6] . To continue improving device speed, much effort has been made to replace Si by high-mobility semiconductors [1] [2] [3] [4] . Ge is a strong candidate, especially for pMOSFETs because its intrinsic hole mobility is about four times of that for Si.
Promising results have already been demonstrated for Ge pMOSFETs through two approaches. One is to use a Si-cap of several monolayers [1] , [2] , [4] . This offers good compatibility with existing Si processes, and the gate dielectric stack used is often the same as that for Si. However, the interface states are relatively high, the Si-cap increases the separation between gate and channel, and there are difficulties in making Ge nMOSFETs of good performance [7] . The other approach is preparing GeO 2 /high-k stack directly on Ge [2] , [3] , [8] [9] [10] . By controlling the interaction of GeO 2 with Ge and suppressing the evaporation of GeO, it has been reported that the interface states can be as low as that for SiO 2 /Si [8] , [9] , [11] . This approach offers the potential for fabricating Ge nMOSFETs [8] , [12] , [13] .
The process for fabricating Ge MOSFETs is becoming sufficiently mature and reproducible to warrant research into their reliability, and some encouraging results have been reported [7] , [14] , [15] . Good TDDB data were obtained [14] , but electron trapping is high [16] , similar to that in the early stage of developing high-k/SiON stack for Si [17] [18] [19] [20] . For Si-based CMOS technologies, the negative-bias temperature instability (NBTI) is the most severe reliability issue, since it results in a lifetime of pMOSFETs shorter than that of nMOSFETs [21] , [22] . With Si-capped Ge MOSFETs, it has been reported that NBTI can be lower than its Si counterpart [2] , [14] , [15] , [23] . For the Ge pMOSFETs without an Si-cap layer, however, there is little information available on the NBTI.
The central objective of this paper is to provide the information on the NBTI of Ge pMOSFETs with a Ge/GeO 2 /Al 2 O 3 structure. The results will be compared with both Si/SiON, Si/SiON/high-k stacks, and Si-capped Ge MOSFETs, and similarities and differences will be highlighted. The dependence of NBTI on both stress field and temperature is investigated. Attention will be paid to the defects responsible for NBTI, and the relative contribution from generated interface states will This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/ be estimated. It is found that the positive charges (PCs) in the oxides on Ge and Si behave differently, and when measured by either the conventional slow dc or pulse I -V technique, the conventional lifetime prediction method developed for Si based on the constant power exponent is not applicable to Ge pMOSFETs used in this paper. A defect energy switching model is proposed to explain the differences.
II. DEVICES AND EXPERIMENTS
The gate dielectric stack used for the majority of tests in this paper is shown in Fig. 1(a) . The Ge layer is 700 nm and grown directly on Cz-Si wafers. To minimize interface states, a 1.2-nm GeO 2 was prepared by exposing clean Ge surface to an atomic oxygen flux at a low temperature of 150°C for 20 min. A 4-nm Al 2 O 3 was then produced by molecular beam deposition in the same chamber [24] , resulting in an SiO 2 equivalent oxide thickness of 2.35 nm for the stack. Although Al 2 O 3 only has a modest dielectric constant, it can suppress the evaporation of GeO and, in turn, the deterioration of GeO 2 /Ge interface [25] . The device was annealed postmetallization in forming gas at 350°C for 20 min. The channel length used in this paper is typically 1 μm and the width is 50 μm. The pMOSFETs have a 10-nm physical vapour deposition TiN metal gate. For the purpose of comparison, other structures used include Ge/Si-cap/SiO 2 /HfO 2 , Si/SiON/high-k, and Si/SiON, and their details will be given in figure captions or legends.
The test follows the standard stress-and-sense procedure [26] , [27] , and a typical V g waveform is shown in Fig. 1(b) . To monitor the threshold voltage shift, i.e., V th , the stress was periodically interrupted, and the source current, i.e., I s , instead of I d , versus V g was recorded under a drain bias of V d = −100 mV using a V g ramp to minimize the impact of junction leakage. V th was extracted from the V g shift at a constant I s = 100 × W/L nA [28] .
The temperature used is in the range of 20°C-125°C, and the stress and measurement were performed at the same temperature, unless otherwise specified. The electric field over the interfacial GeO 2 layer was calculated from E ox = (V g − V th ) × 3.9/(6× EOT), where EOT is the SiO 2 equivalent thickness, and the GeO 2 has a dielectric constant of six [29] .
The measurement time, t m , can be defined as the time for sweeping V g from the stress level V gst to the measurement The stress field over the interfacial layer is 6.5 MV/cm for Ge/GeO 2 and 10 MV/cm for both Si/SiON and Si-capped Ge sample. The stress time is 1 ks and temperature is 20°C. During the measurement period, V g was kept negative and did not reach zero, as shown in Fig. 1(b) .
V g for I s = 100 ×W/L nA [see the ramp in Fig. 1(b) ]. Reliable measurements were obtained only for t m > 0.4 μs, and the recovery for shorter time could not be assessed. Fig. 2 shows that the recovery is negligible when t m increases from ∼0.4 to ∼10 μs, and t m = 5 μs is used here to minimize recovery. When t m = 1 s, recovery lowers V th by 70%-80% for Si/SiON and the Si-capped Ge sample, but only ∼30% for Ge/GeO 2 /Al 2 O 3 , so that V th is relatively stable for the latter.
In this paper, both t m = 5 μs [27] , [30] and t m = 1 s [31]- [33] were used. Although t m = 5 μs minimizes recovery, agreement has not been reached on the NBTI kinetics even for Si/SiON [34] [35] [36] . Under the conventional slow dc measurement of t m = 1 s, however, it is widely accepted that V th follows a power law and the V g -accelerated lifetime prediction method is established [37] , and some industrial researchers preferred t m = 1 s [38] . It is of importance to find out whether this method is applicable for Ge/GeO 2 /Al 2 O 3 .
III. RESULTS AND DISCUSSION

A. NBTI Under Different Stress Fields
The V g -accelerated lifetime prediction method for Si/SiON requires the time exponent of V th to be independent of the stress V g [27] , [37] . When using this method, the stress bias, i.e., V gst , typically does not change with time, and t m is approximately seconds. We applied these test conditions first to the Ge/GeO 2 /Al 2 O 3 , and Fig. 3 (a) shows that V th was substantial even under an operational bias level of −1.2 V (E ox = −2 MV/cm) and it is V g -accelerated. The defect density in the current Ge/GeO 2 /Al 2 O 3 is clearly too high to meet the lifetime required for commercial application. It is of interest, however, to study their properties and dynamics, since the past experiences from high-k/SiON stack on Si show that the nature of the defects does not change when their density reduces substantially through process optimization [39] , [40] .
Although Fig. 3 (a) appears similar to the conventional Si/SiON, where V th follows a power law against stress time [27] , log| V th | versus log(time), however, is not a parallel shift for different V gst and the time exponent, n, reduces from 0.33 at V gst = −0.8 V to 0.13 at V gst = −2.2 V in Fig. 3(b) , despite that the |E ox | ≤ 4.5 MV/cm used here is well within the range typically used for Si MOSFETs when observing a constant time exponent [27] , [41] .
A possible explanation for the lower n at higher V gst is that, when the stress was carried out under constant bias V gst , the formation of PCs lowers the |E ox | near the Ge/dielectric interface. At higher V gst , there are more PCs, leading a larger reduction in |E ox | near Ge, lowering | V th | and in turn n. This PCs-induced |E ox | reduction can be corrected by increasing V gsti for a stress step i from the V gst at the start of stress by V thi-1 , so that the effective stress bias, (V gst -V th ), and E ox are kept constant. To suppress the recovery during measurement and the consequent underestimation of V th , t m = 5 μs was used, and Fig. 3(c) shows the result under constant stress E ox . The degradation does not follow a power law with a single exponent over the whole range of test time in Fig. 3(b) , which increases for higher |E ox |. As a result, suppressing recovery during measurements and stressing under constant E ox do not lead to a constant time exponent, and the conventional lifetime prediction method cannot be used for the Ge/GeO 2 /Al 2 O 3 used here. Fig. 4(a) shows the V th under |V gst -V th 0| = 0.75 V for different stress temperatures with t m = 1 s. As expected, the NBTI is thermally activated. Under a higher |V gst -V th 0| = 2.35 V, however, Fig. 4(b) shows that V th tends to become insensitive to temperature as it rises. This leads to a reduction of the activation energy, E a , for higher V gst , as shown in Fig. 4 (c) and (d). E a was extracted from the Arrhenius plot at 1000 s in Fig. 4(c) . It is an apparent activation energy with the measurement made at the stress temperature [42] . The insensitivity of V th to temperature over 75°C at |V gst -V th 0| = 2.35 V in Fig. 4(b) is not caused by running out of defects, since the longer stress clearly shows that the degradation can be higher.
B. Effects of Stress Temperature and Anneal
The temperature insensitivity of V th at a stress time of 1000 s has not been observed for Si/SiO 2 [43] and Si/SiON/high-k [44] and is worth of further exploring. One possibility is that the recovery during the 1-s measurement delay is also a thermally activated process, compensating the degradation. Fig. 5(a)-(d) shows the results measured with t m = 5 μs that minimized the recovery. The V th appears insensitive to temperature initially (e.g., <1 ms), and the reason is not known at present. For longer stress time, however, it is clearly thermally enhanced and the apparent E a taken at 1000 s is insensitive to E ox in Fig. 5(d) .
To study the anneal of PCs, a device was exposed to 150°C after stressing at 20°C. Fig. 6(a) shows that nearly all PCs can be neutralized in 1800 s. In comparison, the neutralization is less than half for Si/SiON under similar anneal conditions [45] . The following speculation is made to explain this difference.
It has been reported that the PCs in SiO 2 can have energy levels above the bottom edge of the Si conduction band, i.e., E c , making them difficult to reach by free electrons from Si substrate [17] , [31] [32] [33] . The E c offset between SiO 2 and Si is around 3.2 eV, so that these traps can be located well above the Si E c . The E c offset between GeO 2 and Ge, however, has been reported to be as low as 0.8 eV [46] , so that the PC in GeO 2 should be closer to Ge E c , making them relatively easier to neutralize at elevated temperature.
It is worth pointing out that the PCs in SiO 2 can only be fully neutralized when the anneal temperature reached 400°C [45] , [47] . After the anneal, the V th in the subsequent stress becomes smaller than that before anneal, because of defect losses and slowdown in SiON [45] , [47] . To test if this is also the case for Ge/GeO 2 /Al 2 O 3 , the device was restressed after anneal, and Fig. 6(b) clearly shows that V th has not been reduced for the restress, so that the defect losses and slowdown were not observed here.
C. Contribution of Generated Interface States
The PCs responsible for NBTI can originate from both the bulk of gate oxide and the oxide/substrate interface [22] , [39] , [43] , [48] . When NBTI was reported for thick SiO 2 (e.g., 95 nm) in early years, the stress E ox was relatively low, and it was observed that PCs from the oxide and the interface were equally important [43] . For thin (< 3 nm) oxides, however, the stress E ox used is typically higher (e.g., 10 MV/cm) and hole injection occurs [22] , [27] . The charging of hole traps leads to a larger contribution of PCs from oxides to V th than that from generated interface states [22] , [30] , [49] . Nitridation introduces additional hole traps, further enhancing the contribution of PC from oxides to V th [50] , [51] . We now assess the relative importance of PCs from interface states for Ge pMOSFETs of a GeO 2 /Al 2 O 3 stack. Fig. 7(a) shows a typical result of charge pumping measurements before and after a stress. The generation of interface states clearly can be seen from the raised peak after stress, resulting in an increase of interface state density of D it = 1.88 × 10 11 cm −2 eV −1 . As a first-order estimation of the contribution from D it to V th , we assume a uniform energy distribution of interface states. It has been reported that the charge neutrality level is in the lower half of the bandgap for Ge [52] ; but, for simplicity, we assume that all states between the midband and E v are donor-like and contribute to PCs. This gives rise to a PC of N it = 0.33 × D it = 6.20 ×10 10 cm −2 and a corresponding threshold voltage shift of V it = N it × q/C ox [53] . Fig. 7(b) compares the V it with the measured V th , showing that V it is one order of magnitude smaller.
The D it measured by CP is the average value over an energy range of ± 0.22 eV centered at midgap in our case [54] . It has been reported that the interface state density rises substantially toward the band edge, so that an assumption of uniform energy distribution can underestimate the contribution of D it . As a second-order approximation, we use the energy profile reported in [29] for D it . As shown in Fig. 7(c) , the solid curve was fitted with the test data using an expression, in the dotted line in Fig. 7(c) . The PCs were estimated by integrating the dotted line between midgap and E v , resulting in N it = 7.89 × 10 10 cm −2 . The corresponding V it is also shown in Fig. 7(b) , and its contribution remains insignificant. The stress in Fig. 7 was at 20°C. At 125°C, the measured V it (not shown) can be twice as high as that at 20°C, but it is still only about 1/8th of the total V th . We conclude that the NBTI of Ge/GeO 2 /Al 2 O 3 is dominated by PCs in the dielectric.
D. PCs in Dielectric: Energy Switching Model
It has been shown in Sections III-A and B that NBTI in the Ge sample behaves differently from that in Si samples. In this section, the cause for these differences will be investigated at the defect level. For Si pMOSFETs, the (a) Three types of PCs in Si/SiON/HfO 2 : AHTs, CPCs, and ANPC. After stress and neutralization, E ox = ±5 MV/cm were applied with alternating polarity first at 150°C and then 25°C [39] . V g > 0V neutralizes CPCs, and V g < 0 V recharges them. (b) Energy level differences for the three types of PCs. N ot was measured from the I d -V g shift at midgap, where interface states are neutral for Si MOSFETs. Fig. 9 . PCs in Ge/GeO 2 /Al 2 O 3 device. The stress was at V gst = −2.6 V and 125°C. After a neutralization step at +4.2 MV/cm at 125°C, E ox = ± 3.3 MV/cm were applied with alternating gate polarity in a temperature sequence of 125°C, 20°C, and 125°C. The time for switching temperature is 40 min with gate floating, and this time was not included in the time axis.
PCs in gate oxides have a complex behavior, and have been explained differently by different groups [27] , [30] , [36] , [54] [55] [56] [57] . Fig. 8(a) and (b) shows their typical behavior, and one framework for characterizing them is to separate them into three types according to their energy ranges: as-grown hole traps (AHTs) below the Si E v , cyclic positive charges (CPCs) around Si E c , and antineutralization positive charges (ANPCs) above Si E c [17] , [22] , [31] [32] [33] , [44] . After building up PCs during stress at high |E ox |, substantial recovery occurs under V g > 0 at a relatively low E ox = +5 MV/cm due to the neutralization of AHT and CPC. By alternating the polarity of E ox = ±5 MV/cm, CPC around Si E c can be repeatedly charged and neutralized, but the ANPCs well above E c remain charged and are not neutralized. Most AHTs below Si E v cannot be recharged under E ox = −5 MV/cm. In the following, we will show that PCs in GeO 2 /Al 2 O 3 on Ge are different. Fig. 9 shows a typical result for GeO 2 /Al 2 O 3 on Ge. Although the first impression is that the PCs behave similarly to those in Si samples, a close inspection, however, reveals several important differences.
1) The charge and neutralization of CPC around E c by alternating V g polarity for Si samples in Fig. 8(a) is insensitive to measurement temperature, i.e., T , since it has an energy level accessible even at room temperature, and the charge and neutralization are through carrier tunneling here that is a process insensitive to T . In contrast, Fig. 9 shows that the charge/neutralization cycling in Ge sample reduces for lower T . 2) The density of ANPCs above E c in Si samples in Fig. 8(a) clearly increases at lower T . After being neutralized at a higher T , the defect energy level remains above E c . As soon as T is reduced, electrons leave the defects, tunnel back into the Si conduction band, recharge the defects, and result in the higher ANPC. For the Ge sample, however, Fig. 9 shows that the remaining PCs hardly increase when the temperature lowers from 125°C to 20°C. 3) When V g sweeps from the stress level in the positive direction to a sensing V g , some traps in Si samples fall below the Fermi level and are neutralized [22] , [27] , [30] . It results in the non-parallel I s -V g shift shown in Fig. 10 for Si sample. Fig. 11 shows that | V th | nearly halved when V g moves from −1.2 to −0.6 V. In contrast, the change of V th with V g is much smaller for Ge samples (Fig. 11) , indicating detrapping from traps below E v for Ge is less important than that in Si. The above differences indicate that the PCs in Ge samples are different from those in Si samples, so that a different model is needed. We propose an energy switching model to explain these differences. The first principle calculations show that energy levels of a defect in dielectric can strongly depend on its charge states [58] , [59] . The energy switching here means that the energy level of a defect switches from one value to another, when its charge state changes. As shown in Fig. 12(a) , neutral hole traps have a spread of energy levels below Ge E v . Application of higher |E ox | allows charging the traps further below E v , leading to the field activation of NBTI in Fig. 3(a) . Application of higher temperature also charges the hole traps further below E v , resulting in the higher V th at higher temperatures in Figs. 4 and 5.
After being charged, instead of staying at the same energy level, the defects are lifted to energy levels well above Ge E v . This allows most hole traps holding their PCs when V g is swept from stress toward threshold levels, giving rise to the smaller reduction in Fig. 11 , when compared with that in Si/SiON If the energy levels of the lifted PCs were near E c , their neutralization should be insensitive to temperature, similar to the CPC in Si samples in Fig. 8 . However, Fig. 9 shows that this is not the case for Ge samples. On the other hand, if the lifted PCs are above E c , their neutralization should be thermally enhanced, as shown in Fig. 12(b) , similar to the ANPC above Si E c in Fig. 8(b) [17] , [31] , [44] . This is confirmed below. Fig. 13 shows that an increase of T clearly lowers V th for both Si [ Fig. 13(a) ] and Ge [ Fig. 13(b) ] samples. The thermal activation of neutralization supports the proposition that there are PCs above the Ge E c . However, when T reduces subsequently, V th rises back for Si, but remains the same for Ge samples. This supports the view that, unlike the case of Si samples, the energy level of defects drops back below E v after neutralization at high T to prevent recharge at the subsequent low T for Ge sample without restress, as shown in Fig. 12(b) . Because the energy level was switched below E v after neutralization at 125°C, lowering temperature to 20°C did not recharge them, unlike the Si sample in Fig. 13(b) .
For Ge sample at a time t * , a signature of the energy switch after neutralization is that the number of un-neutralized PC is determined by the highest temperature a sample was exposed prior to t * , rather than the temperature at t * . In contrast, for Si sample, the lack of energy level switching means that the number of un-neutralized PC at t * is determined by the temperature at t * . In another word, one may say that Ge/GeO 2 /Al 2 O 3 can remember its temperature history, but Si/SiON cannot. The underlying physical mechanism for the energy switching is not known. One speculation is the field-assisted multiphonon emission during hole trapping [55] , and further evidences are needed to support it.
IV. CONCLUSION
This paper characterizes the NBTI for Ge/GeO 2 /Al 2 O 3 and compares it with Si samples. Similar to Si samples, NBTI is activated both electrically and thermally for Ge/GeO 2 /Al 2 O 3 . There are a number of important differences with Si samples, and the new findings include: 1) the time exponent is not constant for different stress biases/fields when measured with either slow dc or pulse technique, which makes the conventional V g acceleration lifetime prediction technique of Si samples inapplicable to the Ge/GeO 2 /Al 2 O 3 ; 2) V th is substantially less sensitive to measurement time; 3) the neutralization can be nearly 100% under a temperature as low as 150°C, in contrast with the 400°C needed by Si sample; and 4) defect losses were not observed for Ge/GeO 2 /Al 2 O 3 .
On defects, the PCs in GeO 2 /Al 2 O 3 on Ge dominate the NBTI. They do not follow the same framework as that for PCs in SiON/Si, and an energy-switching model has been proposed: the energy levels have a spread for neutral hole traps below E v , lift up after charging, and return below E v following neutralization. Finally, we point out that these conclusions are drawn based on the samples used in this paper and their generic applicability awaits further tests.
